



- [2] 1 Give an bit blasting transformation for the signed comparisons  $\geq_s$  and  $>_s$ , assuming that negative numbers are represented in two's complement. For example,  $7_4 >_s 8_4$  is supposed to hold, and the constraints  $x_4 \geq_s 8_4$  and  $127_8 \geq_s x_8$  are valid.
- [5] 2 Determine which of the following LLVM compiler optimizations correct, in the sense that the expressions before and after the arrow always correspond to the same value. Try to find a counterexample using an SMT encoding with bit vectors, for bit width 8 and 16.

	<code>Pre: isPowerOf2(%Power)</code>	
	<code>%s = shl %Power, %A</code>	
	<code>%Y = lshr %s, %B</code>	<code>%na = sub 0, %a</code>
	<code>%r = udiv %X, %Y</code>	<code>%nb = sub 0, %b</code>
<code>%Op0 = lshr %X, C1</code>	<code>=&gt;</code>	<code>%c = add %na, %nb</code>
<code>%r = udiv %Op0, C2</code>	<code>%sub = sub %A, %B</code>	<code>=&gt;</code>
<code>=&gt;</code>	<code>%Y = shl %Power, %sub</code>	<code>%ab = add %a, %b</code>
<code>%r = udiv %X, C2 &lt;&lt; C1</code>	<code>%r = udiv %X, %Y</code>	<code>%c = sub 0, %ab</code>

- **Pre** indicates a precondition: the simplification is only applied if the precondition is satisfied. In the encoding, the precondition can therefore be asserted, because one is only interested in counterexamples which satisfy the precondition.
  - **lshr** is a logical (unsigned) shift to the right, as provided by `bv1shr` in SMT-LIB.
  - **udiv** is unsigned division, as provided by `bvudiv` in SMT-LIB.
- [2] 3 Give a bit blasting transformation for the left shift  $\ll$  and the logical right shift  $\gg_u$ .
- [3] 4 Do exercise 3d of Week 2 using a bitvector encoding.

Exercises marked with a  $\star$  are optional. Solving them gives bonus points if you submit them before the course via OLAT or email.