# Formal Verification of Communications in Networks on Chips

Sebastiaan J.C. Joosten Julien Schmaltz Freek Verbeek Bernard van Gastel

Open University of the Netherlands, Heerlen Radboud University Nijmegen



Technische Universiteit **Eindhoven** University of Technology

Where innovation starts

# **Three Levels of Abstraction**

#### **Micro-Architectural Level**



| /* ROUTING  | System   | Leve |
|---|--|------|
| /* Shortest path routing in the */  | Spidergon ring   |      |
| #include "spidergon_definiti  | ons.h*   |      |
| /*<br>The routing function. Routes  | from channel $c == (x,p)$ to processing node $n == (dx)$   |      |
| Returns a set of resources.<br>Note that we initialize a list of */                 | As routing is deterministic, one next hops are returned.<br>If 2 next hops: one next hop and one enclosing NULL. |      |
| ResourceList* inst_routing(o<br>ResourceList *hops = ner<br>Resource *nexthops = ho | onst Resource &c, Procnode* d, const Params* dim, ResourceList* frs) {<br>v ResourceListN<2>;<br>ps->routed;     |      |
| // The coor<br>int dest = 0<br>// The coor<br>int next = 0                          | dinates of the destination<br>d->s;<br>dinates of the processing node at the end of channel c<br>net end(c) s:   |      |
| // Compute<br>int relAd =   | relAd:<br>(dest - next + NUM_OF_PROC_NODES) % NUM_OF_PROC_NODES;   |      |
| if (relAd ==  | = 0) {<br>// No next hop   |      |
| else if (rel/   | Ad == 1    relAd == 2)<br>nexthops[0] = Resource(next, CW);  |      |
| else  | nexthops[0] = Resource(next, CCW);   |      |
| return hop  | nextnops[U] = Hesource(next, ACC);<br>s;   |      |
| 3   |  |      |



#### **Register Transfer Level**



# (Formal) Verification



Testing Model Checking Dedicated Algorithms Theorem Proving

> Ue Technische Universiteit Eindhoven University of Technology

# **NoC Correctness - Productivity**

#### A network is productive if and only if all pending messages eventually gain access to the network and eventually reach their expected destination.

- Deadlock freedom
- Livelock freedom
- Functional Correctness

Ue Technische Universiteit Eindhoven University of Technology

# **Three Levels of Abstraction**

#### **Micro-Architectural Level**



| /* ROUTING<br>/*****/                             | */   | Svsiem   | I Lev |
|---|--|--|-------|
| /*  |  | - <b>J</b> - <b>I</b> |       |
| Shortest path */                                  | routing in the Spidergon ring  |  |       |
| #include "spic                                    | dergon_definitions.h"  |  |       |
| /*  |  |  |       |
| The routing fu<br>Returns a set<br>Note that we i | nction. Routes from channel c == (x,p) to processing node<br>of resources. As routing is deterministic, one next hops are<br>nitialize a list of 2 next hops: one next hop and one enclosi | e n == (dx)<br>e returned.<br>ing NULL.  |       |
| ResourceList*<br>ResourceList*<br>Resource *      | <pre>inst_routing(const Resource &amp;c, Procnode* d, const Parar<br/>ist *hops = new ResourceListN&lt;2&gt;;<br/>nexthops = hops-&gt;routed;</pre>  | ms* dim, ResourceList* frs) {  |       |
|   | // The coordinates of the destination  |  |       |
|   | int dest = d->s;<br>// The coordinates of the processing node at the end of  | f channel c  |       |
|   | int next = get_end(c).s;   |  |       |
|   | // Compute relAd:  |  |       |
|   | int relAd = (dest - next + NUM_OF_PROC_NODES) % f  | NUM_OF_PROC_NODES;   |       |
|   | if (relAd == 0) { $((A) = a + b + b + b + b + b + b + b + b + b +$   |  |       |
|   | // No next nop   |  |       |
|   | else if (relAd == 1    relAd == 2)   |  |       |
|   | else if (relAd == 6    relAd == 7)   |  |       |
|   | nexthops[0] = Resource(next, CCW);   |  |       |
|   | else<br>nexthops[0] = Resource(next, ACC);   |  |       |
|   | return hops;   |  |       |
| }   |  |  |       |
|   |  |  |       |



#### **Register Transfer Level**



# System Level - Deadlock-free routing



topology.top

routing.c





Minimal deadlock configuration

No deadlock!



# **Two semantics - Wormhole & Packet**





echnische Universiteit

Iniversity of Technology

Wormhole switching: in a channel all flits belong to the same message

#### **Deadlocks - Circular wait**







# Necessary and sufficient condition (packet networks)

There exists a deadlock iff there all sets of cycles have an escape.





Deadlock







### **Wormhole networks**

Many more subtleties...

co-NP-complete



#### Two escapes



#### **One escape**







# **Necessary and sufficient condition**

There exists a deadlock iff there exists a set of routing paths such that:



| The set is non-empty         | (A)                 |
|------------------------------|---------------------|
| The set is pairwise disjoint | <b>(</b> B <b>)</b> |
| The set has no escape        | (C)                 |



#### Tool - DCl2

#### DCI2 Website http://www.cs.ru.nl/~freekver/DCI2/index.html

#### DCI2: Detecting routing deadlocks

For any question or remark please email f.verbeek -- at -- cs.ru.nl.

DCI2 stands for Deadlock Checker In Designs of Communication Interconnects

#### Step 1: installation

#### Download

Download the algorithms here.

Download the IBM CPLEX solver (see here for instructions). It is free of charge for academic purposes. Note that some optional features also require Zchaff. If you are not using these options, it is not necessary to download it. Otherwise, please ask me for further instructions.

Unpack algorithm and install CPLEX

- Install CPLEX according to the installation instructions.
- Unpack the DCI2.tar.gz file in the directory where the algorithm will be installed (from now on referred to with ".").
- Go to "." and make a sub directory called "./ilcplex".
- Copy the ".h" files that came with CPLEX (they are located in the "icplex/include/ilcplex" sub directory
  of your CPLEX installation) to your new "./ilcplex" sub directory.
- Make a subdirectory -- either "./ilcplex/mac" or "./ilcplex/x86\_64" -- depending on your OS.
- Copy the files "libcplex.a" and "libilocplex.a" located in your CPLEX installation (they are located in a
  directory similar to "cplex/lib/x86-64 darwin9 occ4.0/static pic") to this location.



# How will you verify your NoC?

# System level





# Properties

 Deadlock freedom



Livelock freedom



No packet loss



 Correct destinations



Correct payload

e Technische Universiteit Eindhoven University of Technology

# **Three Levels of Abstraction**

#### **Micro-Architectural Level**



/\* ROUTING

/\* Shortest path routing in the Spidergon ring

#include "spidergon\_definitions.h"

#### /\*

The routing function. Routes from channel c == (x,p) to processing node n == (dx)Returns a set of resources. As routing is deterministic, one next hops are returned. Note that we initialize a list of 2 next hops: one next hop and one enclosing NULL. \*/

ResourceList\* inst\_routing(const Resource &c, Procnode\* d, const Params\* dim, ResourceList\* frs) { ResourceList\*hops = new ResourceListN<2>; Resource\*nexthops = hops->routed;

// The coordinates of the destination
int dest = d->s;
// The coordinates of the processing node at the end of channel c
int next = get\_end(c).s;

// Compute relAd: int relAd = (dest - next + NUM\_OF\_PROC\_NODES) % NUM\_OF\_PROC\_NODES;

if (relAd == 0) { // No next hop

nexthops[0] = Resource(next, ACC);

return hops;



#### **Register Transfer Level**



System Level

# What is xMAS?

• Packets in queues. Other components determine routing.



# What is xMAS?

• Virtual channel using xMAS.



echnische Universiteit

sity of Technology

- Arbitration at: merge, switch, source, sink
- Data-functions at: join, function, source

# Liveness for xMAS

#### Can q<sub>1-out</sub> be blocked for a request?



# Liveness for xMAS

q<sub>1-out</sub> is blocked for a request!
 The network has a local deadlock!



# Packet type inferences for xMAS

- Implemented xMAS editor with liveness algorithm:
  - <u>http://www.cs.ru.nl/</u> ~freekver/algo xmas/ index.html



# How will you verify your NoC?



# **Three Levels of Abstraction**

#### **Micro-Architectural Level**



/\* ROUTING / \*/

/\* Shortest path routing in the Spidergor

#include "spidergon\_definitions.h"

#### /\*

The routing function. Routes from channel c == (x,p) to processing node n == (dx) Returns a set of resources. As routing is deterministic, one next hops are returned. Note that we initialize a list of 2 next hops: one next hop and one enclosing NULL.  $^{*/}$ 

asourceList\* inst\_routing(const Resource &c, Procnode\* d, const Params\* dim, ResourceList\* frs) { ResourceList\*hops = new ResourceListN<2>; Resource\*nexthops = hops->routed:

> // The coordinates of the destination int dest = d->s; // The coordinates of the processing node at the end of channel c int next = get\_end(c).s;

// Compute relAd: int relAd = (dest - next + NUM\_OF\_PROC\_NODES) % NUM\_OF\_PROC\_NODES;

relAd == 0) { // No next ho

lse if (relAd == 1 || relAd == 2) nexthops[0] = Resource(next, CW); lse if (relAd == 6 || relAd == 7) nexthops[0] = Resource(next, CCW);

nexthops[0] = Resource(next, ACC);

return h



#### **Register Transfer Level**



System Level







Ue Technische Universiteit Eindhoven University of Technology

#### Identify queues by inputs and outputs

port direction output; module fwft\_fifo; data dout; ready !full; transfer wr\_en && !full; endport



- For every queue:
  - When does a packet enter
  - When does a packet leave
- #packets in queue = #enter events #leave events



# How will you verify your Netlist?

- Inductive invariants for netlist
  - Sebastiaan J.C. Joosten, Julien Schmaltz Generation of Inductive Invariants from Register Transfer Level Designs of Communication Fabrics. MEMOCODE 2013
- Deadlock freedom / liveness for netlist
  - Sebastiaan J.C. Joosten, Julien Schmaltz Scalable Liveness Verification for Communication Fabrics. DATE 2014
- Model checking for liveness-like properties
  - Sayak Ray Effective Abstraction for Response Proof of Communication Fabrics. NOCS 2014



# How will you verify your Netlist?

#### **Register Transfer Level**

#### **Properties**



Deadlock
 freedom

Invariants



# Conclusion

### **Micro-Architectural Level**



/\* ROUTING /\*/

/\* Shortest path routing in the Spidergon ring

#include "spidergon\_definitions.h"

#### he reuting function

The routing function. Routes from channel c == (x,p) to processing node n == (dx)Returns a set of resources. As routing is deterministic, one next hops are returned. Note that we initialize a list of 2 next hops: one next hop and one enclosing NULL. \*/

ResourceList\* inst\_routing(const Resource &c, Procnode\* d, const Params\* dim, ResourceList\* frs) { ResourceList \*hops = new ResourceListN<2>; Resource \*nexthops = hops->routed;

// The coordinates of the destination
int dest = d->s;
// The coordinates of the processing node at the end of channel c
int next = get\_end(c).s;

// Compute relAd: int relAd = (dest - next + NUM\_OF\_PROC\_NODES) % NUM\_OF\_PROC\_NODES;

if (relAd == 0) { // No next hop

else if (relAd == 1 || relAd == 2) nexthops[0] = Resource(next, CW); else if (relAd == 6 || relAd == 7) nexthops[0] = Resource(next, CCW); else

nexthops[0] = Resource(next, ACC);

return hops;



System Level



#### **Register Transfer Level**



#### **Register Transfer Level**

#### **Micro-Architectural Level**



Sebastiaan J.C. Joosten, DMCS, Eindhoven University of Technology

# What can be verified?

- Deadlock freedom / liveness for xMAS (and some other DSLs)
  - Freek Verbeek, PhD thesis 2013, Chapter 9 Formal Verification of On-Chip Communication Fabrics.
- Correct payload for xMAS
  - Bernard van Gastel, Freek Verbeek, Julien Schmaltz Inference of channel types in micro-architectural models of on-chip communication networks. VLSI-SoC October 2014
- Inductive invariants for eMOD
  - Sebastiaan J.C. Joosten, Julien Schmaltz Generation of Inductive Invariants from Register Transfer Level Designs of Communication Fabrics. MEMOCODE 2013
- Deadlock freedom / liveness for eMOD
  - Sebastiaan J.C. Joosten, Julien Schmaltz Scalable Liveness Verification for Communication Fabrics. DATE 2014
- Generating xMAS from eMOD and Verilog
  - Not yet published. Email me: <u>s.j.c.joosten@tue.nl</u>